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Accumulation mode devices with epitaxially grown gates have excellent electrical stability due to the absence
of dopant impurities and surface states. We overcome typical fabrication issues associated with epitaxially
gated structures (e.g. gate leakage and high contact resistance) by using separate gates to control the electron
densities in the Ohmic and Hall bar regions. This hybrid gate architecture opens up a way to make ultrastable
nanoscale devices where the separation between the surface gates and the 2D electron gas is small. In this
work, we demonstrate hybrid devices made from the same wafer have reproducible electrical characteristics,
with identical mobility and density traces over a large range of 2D densities. In addition, thermal cycling
does not influence the measured electrical characteristics. As a demonstration of concept, we have fabricated
a hybrid single-electron transistor on a shallow (50 nm) AlGaAs/GaAs heterostructure that shows clear
Coulomb blockade oscillations in the low temperature conductance.
PACS numbers: 85.35.Gv, 73.63.Kv, 73.23.Hk, 85.30.-z
Keywords: gallium arsenide, accumulation mode, SET, low resistance ohmic contacts
Much attention is focused on modulation doped Al-
GaAs/GaAs devices which utilize an intentional doping
layer to populate the 2D conducting channel. These
type of devices are at the center of key experiments in
semiconductor spintronics1, qubits2 and many body ef-
fects3. However these devices may not be ideal for ap-
plications requiring high charge stability or low carrier
densities: not only do the remote dopants act as scat-
tering centers (particularly in shallow devices 4), charge
motion between dopants is a significant source of noise
in quantum devices5–7. Furthermore the surface gates
can leak through the doping layer causing additional
charge noise8–10. The alternative, accumulation-mode
GaAs/AlGaAs heterostructures require a voltage applied
to an overall top-gate11,12 to induce carriers into the con-
duction channel, removing the need for intentional ion-
ized dopants. Accumulation-mode devices are advanta-
geous due to their charge stability13 and robustness under
thermal cycling14.
In most accumulation-mode devices the top-gate spans
the entire conduction region and slightly overlaps the
Ohmic contacts in order to effectively contact, and in-
duce, a continuous 2D conducting region. However the
close proximity of the contacts to the top-gate can cause
electrical shorts between the two15–17. The shorting of
the top-gate to the contacts is particularly problematic in
a)Electronic mail: Alex.Hamilton@unsw.edu.au
shallow semiconductor-insulator-semiconductor field ef-
fect transistors (SISFETs)12 in which the top-gate is an
in situ, degenerately-doped GaAs cap. In SISFETs a
self-aligned Ohmic technique18 is used to isolate the top-
gate from the contacts, but despite tight control of the
Ohmic fabrication steps, top-gate leakage is still a major
issue17. The problem of top-gate leakage is enhanced in
shallow devices because the contacts are in close proxim-
ity to the in situ top-gate, due to a thinner insulating Al-
GaAs region. Circumventing the top-gate leakage prob-
lem can be done with an alternative architecture whereby
a metallic gate replaces the doped-cap. The metallic
top-gate is isolated from the contacts by an amorphous
dielectric layer in a metal-insulator-semiconductor field
effect transistor (MISFET) configuration15,19. Further-
more MISFETs are advantageous because dual-gating
is possible by using two metallic gates (with insulating
layers in between) to either realize sub-micron features
in accumulation-mode devices20–22, or to independently
control the accumulation layers near the contacts and in
the conducting channel.23,24. The advantages introduced
by the MISFET design come at the cost of using an amor-
phous dielectric which can cause charge noise19,25. Addi-
tionally surface states on the wafer can cause scattering
even in 300 nm deep devices26.
Here we demonstrate a hybrid device which combines
the benefits of the MISFET and SISFET deigns: like
MISFETs the hybrid architecture is simple to fabricate
with a high yield and the design is compatible with both
shallow and deep devices. Like some dual gated MIS
2FIG. 1. (Color online) (a) A vertical profile of the hybrid-
architecture is shown for a slice of the device shown in (b).
The 2DEG is depicted with thick and thin lines representing
the high density of electrons induced near the contacts, and
the lower (variable) density of electrons in the 2D conduction
channel respectively. (b) A colored optical micrograph of the
device is shown here, the conduction channel lies under the
doped n+ GaAs top-gate (outlined in black). An insulating
dielectric AlOx layer (light green) covers the top-gate isolating
the top-gate from the metallic Ohmic gates which sit on top
(colored orange). The dark blue box shows the location of
one of the Ohmic contacts which lie under the Ohmic gates
and dielectric. The bonding pads are shown in gold.
devices, the hybrid device has independent control of
the contact and channel resistance; like SISFETs the ac-
tive region of the hybrid device is all high-quality single-
crystal with a heavily doped GaAs cap that eliminates
the deleterious effects of surface charge and amorphous
dielectrics. Furthermore standard nanostructure fabri-
cation steps14,27 can be incorporated into the hybrid
device fabrication. The hybrid architecture retains the
benefits of MIS and SIS structures by spatially separat-
ing the top-gate from the contacts using a dual gating
scheme composed of two different materials. A degen-
erately doped GaAs cap is used as a top-gate similar to
SISFETs, and metallic gates are deposited on top of a
dielectric layer like MIS structures (see Fig. 1(b)). The
carrier density near the contacts is controlled by metal
(‘Ohmic’) gates which are deposited on an amorphous di-
electric away from the active device region. The top-gate
leakage is reduced by spatially separating the Ohmic con-
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FIG. 2. (Color online) Contact resistance, two- and four-
terminal resistance versus the voltage applied to the top-gate
(VTG) is shown for the 160 nm deep device. A constant voltage
is applied to the Ohmic gates (VΩ = 2.5V) while VTG is
varied. The contact resistance is independent of VTG. Inset:
two-terminal conductance versus VΩ for one of the 160 nm
deep devices when the top-gate is held fixed at VTG = 1V.
The ohmic gates can ‘turn off’ the channel independently of
the top-gate.
tacts from the in situ GaAs top-gate, thus increasing the
yield and simplifying the fabrication process. Addition-
ally the independently-gated Ohmic regions ensure low
density measurements are limited by the sample and not
the contact resistance.
Figure 1(a) shows a side-profile schematic of a typi-
cal hybrid device. We fabricate both deep and shallow
devices, the ‘depth’ of a device being defined as the thick-
ness of the AlGaAs region. The deep (shallow) W0773
(B14507) heterostructure consists of a 160 nm (50 nm)
AlGaAs layer on a GaAs buffer to form the 2DEG inter-
face, followed by 25 nm (10 nm) of undoped GaAs spacer,
and a 35 nm (31 nm) n+ doped cap. Optical lithogra-
phy and a deep wet etch > 220 nm (> 91 nm) define the
mesa then a shallow wet etch of the n+ cap is used to
pattern the top-gate. A false color optical micrograph
of a complete device is shown in Fig. 1(b), the top-gate
region is outlined in red. Two gold bond pads contact
the top-gate. NiAuGe Ohmic contacts are made to the
2DEG and a 30 nm layer of aluminum oxide (blue)28,29
isolates the device from the Ti/Au ohmic gates (orange)
deposited on the surface.
The behavior of the contact and channel resistances
are first characterized at 4K in a dc dip station using
standard four-terminal ac lockin techniques, with an ex-
citation voltage of 100µV. The hybrid device operates by
applying a fixed voltage to the Ohmic gates (VΩ = 2.5V)
to minimize the contact resistance. The resistance of the
2D channel is controlled by applying a separate voltage
bias to the in situ top-gate (VTG) and the maximum top-
gate voltage (VTG;max) is chosen so the leakage current
between the Ohmic contacts and top-gate is ≤ 10 pA (the
resolution limit of the Source Measure Unit SMU) when
VΩ = 2.5V. For the deep device VTG;max = 1V and for
the shallow device VTG;max = 0.5V.
Figure 2 is a plot of the two-terminal (R2T ), four-
3FIG. 3. (Color online) Electron density versus top-gate volt-
age for four deep devices and one shallow device. The density
is identical for four different deep devices, and between ther-
mal cycles both shallow and deep devices have reproducible
density traces. The dashed and solid lines are lines of best fit
for the shallow and deep devices respectively.
terminal (R4T ) and contact (RC) resistances for the deep
device 107B, and are representative of the traces obtained
for other deep and shallow devices. Independent control
of the channel resistance and contact resistance are evi-
dent in the dependence of RC and R4T on the top-gate
voltage as the contact resistance is flat over a large range
of top-gate voltages (the small upturn at low VTG is prob-
ably an artifact of subtracting two large numbers R4T
and R2T to get RC). The channel resistance however,
is dependent upon the top-gate voltage and decreases as
VTG increases. The two terminal resistance is the sum
of all resistances from the source to the drain ohmics
and follows a trend reflecting the sum of R4T and RC
as expected. Independent control of the Ohmic gate is
demonstrated in the inset to Figure 2, here the top-gate
bias is fixed at VTG = 1V while VΩ is swept from 2.5V
down to 1V. Although the channel is conducting when
VTG = 1V, as VΩ is reduced RC increases correspond-
ingly, until it comes to dominate the total resistance be-
tween the source and drain, resulting in the two-terminal
conductance decreasing to zero.
The 2D electron density (ns) and mobility (µ) are mea-
sured at low temperatures in a 3He cryostat with a base
temperature of 229mK. The electron density is extracted
from the slope of the Hall trace30 at low magnetic field
and is linearly dependent on VTG as shown in Figure 3.
The linear dependence of ns is explained by treating the
top-gate and 2D conducting channel as a simple paral-
lel plate capacitor: ns = Cg(VTG − V0)/e where Cg is
the parallel capacitance between the top-gate and the
2D channel, and V0 is the gate bias at which ns = 0.
Both Cg and V0 should be the same for all devices made
from the same wafer. However if any charge accumu-
lates between the gate and the channel over time, or be-
tween thermal cycles this will be reflected as a shift up
or down in the ns versus VTG traces
31, and will result
in different values of V0. In MISFET devices, variations
in charge trapped at the dielectric-GaAs interface can
cause variations in V0 from one cool down to the next.
However in SISFET structures the variation in V0 should
be much smaller as only the reconfiguration of a (small)
number of charges in the undoped AlGaAs can affect V0.
For each of the deep devices measured, with one device
being measured on two separate cool-downs from room-
temperature, all of the density traces lie on top of each
other indicating any variation in charge trapped in the
dielectric layer or elsewhere is not interfering with the
applied gate potential in any of the deep devices mea-
sured. Lines of best fit for the 160 nm deep devices are
ns =
(
{3.08, 3.09, 3.16, 3.10, 3.14} × 1011cm−2/V
)
VTG
− ({0.49, 0.48, 0.50, 0.49, 0.51}) × 1011cm−2 for devices
107A, 107B (first cooldown), 107B (after thermal cy-
cling), HB07 and HB09 respectively. The y-intercept b
is proportional to V0
32, from the average b we calculate
V0 = 0.13±0.001V
33. The 1mV error is less than the sta-
bility of the source meter unit34 used to bias the top-gate.
The electron density of the shallow device HB08 was var-
ied over the range 9.86× 1010 cm−2 to 4.44× 1011 cm−2,
with a line of best fit ns = (−0.40+9.86VTG)×10
11 cm−2.
The line of best fit to the density for the shallow 50 nm
device has a gradient ∼ 3 times larger than that of the
deep device as expected since the top-gate of the shallow
50 nm device is ∼ 3 times closer to the 2DEG than the
deep device.
Figure 4 shows the density dependent mobility for each
of the devices measured. The mobility traces are highly
reproducible, they lie on top of each other for devices
made from the same wafer, and are stable when the de-
vices are thermal cycled. We investigate the dominant
scattering mechanism in the 2DEG by fitting a power-
law exponent to the µ versus ns traces
4 (µ ∝ nαs ). The
160 nm device has α = 1.1, suggesting background impu-
rities limit the mobility4. Detailed transport modeling26
confirms a higher level of background impurities in the
shallow 50 nm wafer35 explaining the lower mobility. The
deep (160 nm) and shallow (50 nm) devices are grown in
different MBE chambers with different impurity concen-
trations, which is why they have different mobilities.
Accumulation-mode devices, with reproducible trans-
port properties and low Rc at low ns are promising
candidates to study the effects of disorder and interac-
tions in the low density regime36, where interactions are
strongest. Indeed Figs. 4 (b) to (d) show clean, sym-
metric Shubnikov de Haas (SdH) oscillations for low and
high electron densities in both shallow and deep devices,
indicating there is no parallel conduction, and the clean
traces down to low density for the deep device show the
ohmic resistance is not dominating the ρxx traces.
Clean, symmetric SdH are shown in Fig. 4(d) for the
lowest measured density (ns = 1.2 × 10
10 cm2) in the
deep device HB08. Such low density SdH are possible
due to the ohmic resistance remaining constant so that
the operating range of the device is limited by the in-
trinsic properties of the conducing channel and not the
resistance of the ohmic contacts. Indeed the SdH remain
smooth as the sample undergoes a transition from quan-
tum Hall liquid to insulator37 at B = ±0.5T (ν . 1),
4FIG. 4. (Color online) (a) Electron mobility versus electron
density for four different deep devices and one shallow de-
vice. The mobility is reproducible for different devices and
between thermal cycles when fabricated from the same wafer.
The black dashed (solid) line is a fit to the mobility for the
shallow 50 nm (deep 160 nm) device in the weak scattering
limit (kf ℓ ≥ 10, where ℓ is the mean free path). (b) Low
and (c) high density Shubnikov de Haas oscillations appear
in the longitudinal resistance (ρxx) for deep device 107B and
are representative of the traces in other deep devices. The
trace in (d) shows data from the shallow device HB08.
where ρxx increases over five orders of magnitude (the
complete ρxx trace is not shown).
Combining the hybrid architecture with nanostruc-
tures is a reliable alternative to fabricating SISFET
nanostructures. SISFET and hybrid nanostructures have
identical fabrication steps14, and thus the advantages of
SISFET devices are retained by hybrid devices, with the
additional benefits of reliable fabrication and low contact
resistance. Here we demonstrate a quantum dot (QD)
fabricated with the hybrid architecture (see Fig. 5). The
QD is fabricated14 on the deep 160 nm wafer, whereby
the QD is defined by etching the n+ cap into seven sepa-
rate gates forming a left quantum point contact (QPC),
central dot region and right QPC in series, as shown inset
to Fig. 5. The quantum dot and adjacent 2DEG reser-
voirs are populated using the top-gate, and the quantum
point contacts at each end are used to control the tunnel
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FIG. 5. A plot of the two-terminal conductance g versus
plunger gate voltage VPG of a quantum dot device made with
the hybrid architecture. Measurement were performed with
VL = −0.34V, VR = −0.28V, VTG = 1.2V, VOG = 2.5 V at
T = 40mK with an ac excitation of 30µV. A SEM image of
the device is shown as an inset with a scale bar of 500 nm.
barriers. Figure. 5 shows a series of Coulomb blockade os-
cillations when the bottom plunger gate is used to tune
the dot occupancy. Coulomb blockade oscillations are
manifested in the two terminal conductance g with clear
zeros in g either side of the last peak (marked with a *
in Fig. 5).
In summary, a hybrid architecture is presented for both
deep and shallow AlGaAs/GaAs heterostructures, which
use both a metallic and an in situ epitaxial gate. Repro-
ducible transport measurements demonstrate the devices
are highly stable with measurements limited by the in-
trinsic properties of the wafer and not by the contact
resistance. Furthermore we demonstrate nanostructures
can be integrated into the hybrid architecture.
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